This assignment will have you do some hardware design using VHDL. The desired learning outcome is that you demonstrate an ablility to design and implement a small digital logic circuit using VHDL and FPGA synthesis tools. It is intended as a relatively simple design project. If you have had previous VHDL experience, this should be a very easy assignment.
In the VHDL class exercise, you used VHDL to interface to the FPGA board's switches, lights and seven segment display. This assignment will expand on that work.
Here are the requirements for this assignment:
For many of the Computer Engineering students, your prior VHDL experience should make this an easy assignment. If you find the assignment boring, feel free to expand on it after you have implemented the core piece above.
Deposit your VHDL design file and UCF constraint file in the myCourses Individual VHDL Project
dropbox by the time specified in the course schedule. Name the files abc1234-animation.vhd
and abc1234-animation.ucf
where abc1234
is your login id. If there is anything that you need to convey to the instructor include a abc1234-readme.txt
file in the dropbox. Useful information to put in this file would be interesting aspects of your design, things that you know do not work in the design, or an explanation of what your design does if you expanded this assignment beyond the set of design requirements above.